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In recent years, Class D power amplifiers are widely used in small-scale
portable audio devices because of its high efficiency, low power consumption and
smaller size etc.. It is based on the pulse width modulation (PWM) technology to
realize the audio signal amplification. The characteristic of the triangular wave which
is the important part of the PWM technology has a large extent affect on the Class D
power amplifier’s performance. Charge-pump phase-locked loop (CPPLL) frequency
synthesizer with its high spectral purity, high stability, small size become the main
development direction of the frequency synthesizer. And it is widely used in the field
of communication, computer, etc.. This paper designs a charge-pump phase-locked
loop frequency synthesizer to produce the triangle wave that the class D audio power
amplifier needs.
This paper analyzes the principle of phase-locked loop and compares the
characteristics of various types of charge-pump phase-locked loops, then shows the
circuit of the programmable charge-pump phase-locked loop frequency synthesizer. It
includes a frequency phase detectors, a charge pump, a low pass filter and a
voltage-controlled oscillator. This paper uses the true single phase clock PFD whose
phase detection range is 2 as the first part of the CPPLL . And a current steering
charging-pump is included. It has a good matching between the charging current and
the discharging current. At the same time it has the characteristic of fast switching. On
the other way the dead zone of the charge pump can be offset by the delay time of the
PFD’s reset signal. Voltage-controlled oscillator as a important part of CPPLL alters
the frequency by changing the charging/discharging current of the capacity. The
programmable frequency divider is composed by the 2/3 frequency divider and the
N/1 divider which is made up by simple logic gates.
The circuit is designed in HHNEC BCD035 process and the behavior is
simulated in Cadence. The output of the CPPLL frequency synthesizer can be the















900kHz and 1.2MHz. The CPPLL frequency synthesizer also has a good performance
under the tt, ff, ss corners from -20℃ to 100℃.
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早在 20 世纪 30 年代锁相（phase locking）概念就已经被提出。1932 年，一
位英国的科研人员研究出了可以替代 Edwin Armstrong超外差接收机的零差接收
机（直接转换接收机），而在这之前几乎所有的无线接收机中都采用超外差方式。
同年该技术由法国科学家 Henri de Bellescize发表于法国杂志 L'Onde Électrique。
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